study, the maximum drain current can reach 1.1 A/mm for GaN/AlGaN FinFETs, compared with 0.37-A/mm current in a reference planar GaN/AlGaN device [5] .
As a general concern for the performance of high-power GaN devices, overheating of such devices can dramatically deteriorate the device performance and shorten the lifetime. In this aspect, electron transport analysis must be coupled with thermal simulations to address the impact of device self-heating. Despite numerous electrothermal studies on conventional planar GaN devices, electrothermal simulations are rare for GaN-based FinFETs. More importantly, conventional Fourier's law and bulk-material thermal conductivities are often used in existing electrothermal simulations, as reviewed in a recent work [6] . This treatment is invalid at micro-to nanoscales, where the phonon mean free paths (MFPs) become comparable or longer than the structure sizes. In this case, the phonon Boltzmann transport equation (BTE) should be solved together with electron simulations. Such calculations often involve a heavy computational load, particularly when heat spreading across the submillimeter chip is further considered.
In practice, detailed electron and phonon transport within a GaN transistor and heat spreading across the whole chip can be both incorporated using a hybrid simulation technique [6] , [7] . In such simulations, coupled electron and phonon Monte Carlo (MC) simulations are used to predict the temperature rise for the transistor region. These MC simulations track the movement and scattering of individual electrons and phonons and can statistically obtain the solution for the phonon and electron BTE. Complicated 3-D structures and energy dependence of carrier scattering and transport can all be considered in such simulations. In particular, the electron MC simulations provide phonons emitted by hot electrons. The net phonon emission will be further input into the phonon MC simulations to update the phonon temperatures that further affect electron scattering in electron MC simulations. The two simulations are thus carried out in an iterative way to achieve self-consistence. For regions away from the hot spot, phonons are anticipated to be in thermal equilibrium with the local temperature so that the Fourier's law analysis becomes valid. In this case, the phonon MC simulation for the transistor region is coupled with Fourier's law analysis away from the transistor to provide the temperature distribution across the whole chip. This hybrid technique allows accurate temperature predictions of general nanoelectronic devices and is employed here for 3-D GaN FinFETs.
II. SIMULATION SCHEME
The electron and phonon MC simulations track the movement and scattering of individual electrons or phonons to statistically obtain the solution of the corresponding BTE. The computational domain is divided into many spatial bins called subcells. The local electron and phonon temperatures are computed by the energy density of these carriers within each subcell. These simulations converge when the temperature profile of electrons, optical phonons, and acoustic phonons are no longer changed during iterations. More details can be found in our previous studies [7] and a brief introduction is given here for completeness.
In the hybrid simulations, electron MC simulations predict local phonon emission by hot electrons along the nanowire, which is input into the phonon MC simulations and Fourier's law analysis as the heat generation. The phonon MC simulations and Fourier's law analysis are then carried out to refine the temperature predictions across the whole chip. The phonon MC simulations particularly update the local temperature along the nanowire, which affects the local electron scattering rates in electron MC simulations. The three simulations are carried out in an iterative way until the steadystate temperature distribution is obtained for the GaN FinFET. More details of this simulation technique can be found in our previous studies [6] , [7] .
The simulated FinFETs consist of GaN nanowires with 120-nm cross-section dimension [ Fig. 1(a) ]. For these nanowires, bulk phonon dispersion and electronic band structures are still assumed. Electrons and phonons are scattered by the interfaces or boundaries within the simulated structure, leading to suppressed electron and phonon conduction.
A. Electron MC Simulations
For electrons, the lowest three conduction band valleys of bulkwurtzite GaN are considered in electron MC simulations, known as the 1 , U, and 3 valleys [8] . Here, quantum confinement of electrons is not considered for >100 nm nanowire diameters though such effects can be critical to nanowires with a ∼10 nm diameter. The electronic band structure is described by the analytical Kane's model,
where α is band nonparabolicity, E is the kinetic [9] . The electron scattering mechanisms include ionized impurity scattering, polar optical phonon scattering, acoustic deformation potential scattering, and intervalley optical phonon scattering. It is assumed that all Si dopants are activated, which is the case for a high growth or annealing temperature [10] . The expressions for different scattering rates can be found elsewhere [7] . All employed parameters are provided in Table I . Parameters for 1 , U, and 3 valleys are listed in sequence for m * i , E c,i , and α i . In electron MC simulations, the computational domain is half of the nanowire [cut by dotted-dashed line A in Fig. 1 
(b)]
and is divided into 100 ×3 ×6 subcells to count the local electron concentration. The initial electric field is obtained from Silvaco ATLAS using the drift-diffusion model to describe electron transport. The 3-D electric field is updated via COM-SOL Multiphysics software package during the simulation by solving the Poisson equation with applied terminal voltages and counted electron concentrations inside each subcell [7] . In steady states, both the current and electric fields are no longer changed and the energy exchange between the hot electrons and the phonons is counted within each subcell for the following thermal simulations.
In the GaN nanochannel, hot electrons first pass their energy to the topmost longitudinal optical (LO) phonon branch that is fixed at 91.2 meV. These nonpropagating hot LO phonons then transfer the energy to acoustic phonons to spread out the heat across the whole device. When the electron MC simulation converges, the detailed energy exchange between electrons and phonons is recorded within each subcell, as the input for the following thermal simulations. The steady-state optical-phonon temperature T LO can be further determined by the energy balance equation of optical phonons, dictating that energy passed from hot electrons to optical phonons are all passed to acoustic phonons in steady states [7] , [11] - [13] . In this energy balance equation, the required electron temperature T e , drift velocity v d , and electron number density n are given by the electron MC simulations.
B. Phonon MC Simulation
For phonon transport, three identical acoustic phonon branches are considered in addition to nonpropagating optical phonons. Assuming three identical sine-shaped acoustic Table II . In comparison [6] , the obtained phonon MFP distributions for undoped bulk materials are consistent with existing measurements on bulk SiC and GaN [14] . For Si-doped GaN nanowires, the impurity scattering of phonons is stronger than that in pure GaN and A should be increased. Here, A is estimated as A = V 0 /4πv 3 S [15] , where the averaged sound velocity among all acoustic branches is v S = 3338 m/s, and the unit volume V 0 for wurtzite GaN is 11.42 Å 3 [16] . For simplicity, only the mass difference due to substitution Si atoms is considered [17] . This gives Table II , the latter of which was fitted for real GaN samples with unintentional defects.
For GaN doped with Si, phonon scattering by free electrons should be further considered and can reduce the roomtemperature thermal conductivity by ∼13% at a doping level of 7.0 × 10 18 cm −3 [19] . This new phonon-scattering mechanism is further considered for heavily doped GaN nanowires and the scattering rate is given as [15] and (1), as shown at the bottom of this page, where T ,h, k B , D a , m * , ρ, v g , and E F represent absolute temperature, Planck constant divided by 2π, Boltzmann constant, acoustic deformation potential, density of states (DOS) effective mass, density, averaged phonon group velocity [20] , and Fermi level, respectively.
Special attention should be paid to the phonon transport across an interface. In particular, it is known that the GaN-substrate thermal boundary resistance plays an important role in restricting heat spreading [21] , [22] . Based on the diffuse mismatch model, phonons are diffusively transmitted or reflected by an interface. The frequency-dependent phonon transmissivity from material 1 to 2 is given as [23] 
in which the subscript 1 or 2 indicates the material, subscript p indicates the phonon branch, ω is the phonon angular frequency, D p (ω) is the phonon DOS for branch p, and v g, p (ω) is the phonon group velocity for branch p. Detailed treatment of interfacial scattering in phonon MC simulations can be found elsewhere [20] , [24] .
To minimize the computation load, a deviational MC technique is employed here [25] , [26] . This new technique only tracks phonons related to the deviation of the phonon distribution function f from the equilibrium f 0 as the Bose-Einstein distribution at a reference temperature. This enables phonon MC simulations for electronic devices with sizes up to tens of micrometers.
In phonon MC simulations, phonons are assumed to be in thermal equilibrium with the local temperature at the phonon MC domain boundary. This local temperature is extracted from the Fourier's law analysis for the whole chip. The detailed treatment of such an isothermal interface can be found in early phonon MC studies [25] . For the rest of the phonon MC domain boundary (i.e., the top surface of the device), diffusive phonon reflection is enforced.
C. Coupling Phonon MC Simulations With Fourier's Law Analysis
Despite the enlarged phonon MC simulation domain with the new deviational MC technique, the domain size is still much smaller than the submillimeter device size. Using the volumetric heat generation extracted for each subcell within the electron MC simulation, the Fourier's law analysis based on ANSYS is carried out for the whole device and the temperature profile is anticipated to be accurate outside the phonon MC domain. Within the phonon MC domain, the neartransistor temperature profile will be further refined with phonon MC simulations, where the domain-boundary temperature is given by the Fourier's law analysis.
To minimize the divergence between the phonon MC simulations and the Fourier's law analysis, the thermal resistance
R K for any involved interfaces is computed using π 12 (ω) in (2), given as [23] 1
with ω 1,max, p as the maximum ω value for branch p in material 1. This R K value is used in the Fourier's law analysis to be consistent with phonon MC simulations. To include phonon size effects within nanostructured devices, the bulk phonon MFPs within each nanostructure or microstructure is modified using the structure size, such as the film thickness and nanowire diameter [27] . Fig. 1 presents the simulated FinFETs, without showing the gate oxide and metal gate deposited onto the middle section of all nanowires. In calculations, an array of 31 parallel Si-doped GaN nanowires is used for the FinFET. The large nanowire array is used to obtain a large total output current. To reduce the computational load, one nanowire in the middle is chosen for the study and the size of the phonon MC domain is 15 μm × 300 nm × 6 μm. The 3-μm-long nanowire sits in the middle of the 15-μm-long MC domain. The 6-μm-deep MC domain includes the top 4 μm of the SiC substrate. The distance from the hot spot to the boundary of this domain is 6-10 μm, which is longer than majority phonon MFPs in GaN and SiC [14] to validate Fourier's law analysis outside the phonon MC domain. On planes A and B in Fig. 1(b) , specular phonon reflection is enforced due to structure symmetry [20] within such a large nanowire array. Although this boundary condition is less accurate for nanowires on the edge of the nanowire array, limited influence is anticipated for a nanowire in the middle of the array and the computational load can be largely minimized with the proposed computational domain. Fig. 2(a) and (b) show the predicted acoustic phonon temperature distribution along the nanowire, both in a top view and a side view. The source, drain, and gate are at x = 6-6.5 μm, 8.5-9 μm, and 7-8 μm, respectively. Here the source and gate are both grounded, while 10-V voltage is applied to the drain. The peak electric field and thus peak temperature occur at the drain-side gate edge, similar to that observed in conventional planar GaN/AlGaN devices [7] . The temperature distribution along the middle nanowire, computed by the Fourier's law analysis, is also plotted in comparison with that from phonon MC simulations (Fig. 3) . Near the hot spot, deviation can be found between Fourier's law analysis and phonon MC predictions, which is known for heat conduction over length scales comparable or shorter than phonon MFPs [28] . In this case, ballistic phonon transport is strong so that Fourier's law becomes invalid due to its assumption of diffusive phonon transport. Temperatures can often be underpredicted in Fourier's law analysis. On the other hand, both temperature distributions converge at the boundary of the phonon MC domain, where most phonons emitted from the hot spot have traveled a distance to get scattered and thus reach thermal equilibrium with the local temperature. This comparison can be used to justify the size of the selected phonon MC domain. In practice, the phonon MC domain cannot include all nanowires due to the huge computational load. The heat generation and boundary condition are anticipated to be different for nanowires from the middle to the edge of the nanowire array. One concern is whether different nanowires may have different temperature profiles and thus different heat generation by hot electrons. To check the temperature variation across different nanowires, the temperature profiles along the 1st (edge), 8th, and 16th (middle) nanowires in the array are computed with Fourier's law [ Fig. 4(a) ]. For the nanowire on the edge of the array, more heat leaks into the GaN film so that the maximum temperature rise is ∼25 K lower than that of the middle nanowire. Fourier's law predictions are lower than the prediction by phonon MC simulations due to strong ballistic phonon transport in nanowire devices. Such temperature underestimation is anticipated to be similar for different nanowires so that the actual acoustic phonon temperature rise is within ∼25-K divergence among all nanowires, i.e., within 8% divergence of the absolute temperature. The corresponding electron scattering rates by phonons are then very close along different nanowires, leading to almost identical heat generation. Therefore, it is reasonable to assume approximately equal heat generation for all nanowires, as extracted from electron MC simulations for the middle nanowire. The electron mobility along the central line of the middle nanowire is presented in Fig. 4(b) . The mobility is generally lower than the 234 cm 2 /V · s mobility for a Sidoped bulk GaN layer [2] . The output current is 1.1 A/mm and is the same as that for GaN/AlGaN FinFETs [5] .
III. RESULTS AND DISCUSSIONS
As another important parameter in device thermal studies, the device thermal resistance is also computed as the maximum temperature rise divided by the total power dissipation of 31 identical nanowires. Based on the Fourier's law, previous calculations for the device thermal resistance [22] only consider acoustic phonons and completely neglect the thermal nonequilibrium between hot electrons, optical phonons, and acoustic phonons. In addition, heat dissipation is often computed as the classical Joule heat, which is the dot product between the current density and the electric field. This is again inaccurate because hot electrons usually travel a few of their MFPs before passing their energy to phonons. To address these issues, the device thermal resistance is redefined as the maximum acoustic phonon temperature rise T ac divided by the total energy E Emit of emitted phonons, as counted in electron MC simulations.
Different drain voltages are used in the computations and the computed device thermal resistance is plotted against the applied drain voltage in Fig. 5 . Both curves monotonically increase with increased drain voltage, i.e., higher heat dissipation within the FinFET. This is due to stronger phonon scattering and thus decreased heat conduction at elevated temperatures. Compared with calculations using Fourier's law, phonon MC simulations tend to predict a higher device thermal resistance. The large difference is partially attributed to the ballistic thermal resistance between the nanowire and the GaN film [29] . Phonons with MFPs much longer than the 120-nm width of the nanowire can travel ballistically into the GaN film. This leads to largely reduced heat transfer compared to Fourier's law. In bulk GaN, ∼60% of the lattice thermal conductivity at 415 K is contributed by phonons with MFPs longer than 100 nm but less than the 2-μm thickness of the GaN film [14] . Therefore, a large ballistic thermal resistance is anticipated at nanowire-film junctions. Despite many advantages of nanostructured devices, such ballistic thermal resistance should receive more attention for its resulting higher temperature rise within the device.
In summary, electrothermal simulations have been carried out to understand the heat generation and transport within nanowire-based FinFETs. The coupled electron and phonon MC simulations allow accurate predictions for both the temperature rise and the device characteristics. For nanostructured devices, the ballistic thermal resistance at the nanostructuresubstrate interface can be critical, as observed in nanowirebased FinFETs here. When the channel length is reduced, heating is confined to a smaller region and heat spreading becomes more difficult. The device thermal resistance is anticipated to become even larger. In this situation, improved cooling on the substrate side cannot effectively reduce the hotspot temperature. Coating the top of the device with a highthermal-conductivity heat spreader can be more effective. 
